

IN THE CLAIMS

1-87. (Canceled)

88. (Currently Amended) An integrated circuit structure comprising:
a first substrate comprising a first surface having interconnect contacts;
and
a thinned, ~~substantially flexible~~ second substrate comprising a first surface
and a second surface at least one of which has interconnect contacts, wherein the second
surface is opposite the first surface and wherein the second surface of the second
substrate is polished; and
conductive paths between the interconnect contacts of the first surface of
the first substrate and said one of the first surface of the second substrate and the second
surface of the second substrate;
wherein the first surface of the first substrate and one of the first surface of
the second substrate and the second surface of the second substrate are bonded in a
stacked relationship, the first substrate overlapping at least a majority of the second
substrate;
wherein the second substrate is thinned to about 50 microns or less.

89. (Currently amended) The ~~apparatus~~integrated circuit structure of
claim 88, wherein the second substrate is one of a thinned monocrystalline semiconductor
substrate and a thinned polycrystalline semiconductor substrate.

90. (Currently amended) The ~~apparatus~~integrated circuit structure of
claim 88, wherein the circuitry formed on the second substrate is one of active circuitry
and passive circuitry.

91. (Currently amended) The ~~apparatus~~integrated circuit structure of
claim 88, wherein the circuitry formed on the second substrate consists of both active
circuitry and passive circuitry.

92. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 88, wherein the first substrate is a substrate having circuitry formed thereon.

93. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 92, wherein the circuitry of the first substrate is one of active circuitry and passive circuitry.

94. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 92, wherein the circuitry of the first substrate comprises both active circuitry and passive circuitry.

95. (Currently amended) The ~~structure~~integrated circuit structure of claim 88, further comprising:

at least one additional thinned substrate having circuitry formed thereon;
a first of said at least one additional thinned substrate being bonded to the second substrate and any additional thinned substrates being bonded to the directly adjacent additional thinned substrate; and

conductive paths formed between said first of said at least one additional thinned substrate and at least one of said first and second substrates and also between each additional thinned substrate and at least one of said substrates of the integrated circuit structure.

96. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein at least two of the first, the second and the at least one additional thinned substrates are formed using a different process technology, wherein the different process technology is selected from the group consisting of DRAM, SRAM, FLASH, EPROM, EEPROM, Ferroelectric and Giant Magneto Resistance.

97. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein at least one of the first, the second and the at least one additional thinned substrates comprises a microprocessor.

98. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein:

at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon; and

at least one substrate of the first, the second and the at least one additional thinned substrates has logic circuitry formed thereon that performs tests on the at least one substrate that has memory circuitry formed thereon.

99. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon, the memory circuitry having a plurality of memory locations, wherein at least one memory location of the plurality of memory locations is used for sparing and wherein data from the at least one memory location on the at least one substrate having memory circuitry formed thereon is used instead of data from a defective memory location on the at least one substrate that has memory circuitry formed thereon.

100. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein:

at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon; and

at least one substrate of the first, the second and the at least one additional thinned substrates has logic circuitry formed thereon that performs programmable gate line address assignment with respect to the at least one substrate having memory circuitry formed thereon.

101. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, further comprising a plurality of interior vertical interconnections that traverse at least one of the first, the second and the at least one additional thinned substrates.

102. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein information processing is performed on data routed between the circuitry of at least two of the first, the second and the at least one additional thinned substrates.

103. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein at least one of the first, the second and the at least one additional thinned substrates has reconfiguration circuitry.

104. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, wherein at least one of the first, the second, and the at least one additional thinned substrates has logic circuitry formed thereon for performing at least one function from the group consisting of: virtual memory management, ECC, indirect addressing, content addressing, data compression, data decompression, graphics acceleration, audio encoding, audio decoding, video encoding, video decoding, voice recognition, handwriting recognition, power management and database processing.

105. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 95, further comprising:

- a memory array having a plurality of memory storage cells, a plurality of data lines, and a plurality of gate lines, each memory storage cell stores a data value and has circuitry for coupling the data value to one of the plurality of data lines in response to receiving a gate control signal from one of the plurality of gate lines;

- circuitry that generates the gate control signal in response to receiving an address, including means for mapping addresses to gate lines; and

- a controller that determines if one of the plurality of memory cells is defective and alters said mapping to remove references to the one of the plurality of memory cells that is defective.

106. (Currently amended) The ~~structure~~integrated circuit structure of claim 95, further comprising:

- at least one controller substrate having logic circuitry formed thereon;
- at least one memory substrate having memory circuitry formed thereon;
- a plurality of data lines and a plurality of gate lines on each memory

substrate;

- an array of memory cells on each memory substrate, each memory cell stores a data value and has circuitry that couples the data value to one of the plurality of

data lines in response to selecting one of the plurality of gate lines;

a gate line selection circuit that enables a gate line for a memory operation, wherein the gate line selection circuit has programmable gates to receive address assignments for at least one gate line of the plurality of gate lines and wherein the address assignments for determining which of the plurality of gate lines is selected for each programmed address assignment; and

controller substrate logic that determines if one memory cell of the array of memory cells is defective and alters the address assignments of the plurality of gate lines to remove references to the gate line that causes the defective memory cell to couple a data value to one of the plurality of data lines.

107. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, wherein the controller substrate logic:

tests the array of memory cells periodically to determine if one of the array of memory cells is defective; and

removes references in the address assignments to gate lines that cause detected defective memory cells to couple data values to the plurality of data lines.

108. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, further comprising:

programmable logic to prevent the use of data values from the plurality of data lines when gate lines cause detected defective memory cells to couple data values to the plurality of data lines.

109. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, wherein the array of memory cells are arranged within physical space in a physical order and are arranged within an address space in a logical order and wherein the physical order of at least one memory cell is different than the logical order of the at least one memory cell.

110. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, wherein:

the logic circuitry of the at least one controller substrate is tested by an

external means; and

the array of memory cells of the at least one memory substrate are tested by the logic circuitry of the at least one controller substrate, wherein the testing achieves a functional testing of a substantial portion of the array of memory cells.

111. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, wherein the logic circuitry of the at least one controller substrate performs functional testing of a substantial portion of the array of memory cells.

112. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, wherein the controller substrate logic is further configured to:
prevent the use of at least one defective gate line; and
replace references to memory cells addressed using the defective gate line with references to spare memory cells addressed using a spare gate line.

113. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, wherein the controller substrate logic is further configured to prevent the use of at least one defective gate line.

114. (Currently amended) The ~~structure~~integrated circuit structure of claim 106, wherein the logic circuitry of the at least one controller substrate can perform all functional testing of the array of memory cells of the at least one memory substrate.

115. (Currently amended) The ~~apparatus~~integrated circuit structure of claim 88, wherein the first substrate is a non-semiconductor material.

116. (Currently Amended) An integrated circuit structure comprising:
a first substrate having topside and bottomside surfaces, wherein the topside surface of the first substrate has interconnect contacts;
a thinned,~~substantially flexible~~ second substrate having topside and bottomside surfaces, wherein at least one of the topside surface and the bottomside surface of the second substrate has interconnect contacts, and wherein the bottomside surface of the second substrate is polished;

wherein a major portion of the topside surface of the first substrate and one of the topside surface of the second substrate and the bottomside surface of the second substrate are bonded in a stacked relationship; and

conductive paths between the interconnect contacts on the topside surface of the first substrate and said one of the topside surface of the second substrate and the bottomside surface of the second substrate, the conductive paths providing electrical connections between the first substrate and the second substrate;

wherein the first substrate overlaps at least a majority of the second substrate;

wherein said second substrate is thinned to about 50 microns or less.

117. (Currently Amended) The integrated circuit structure of claim 116, wherein selected ones of said interconnect contacts of said topside surface of said first substrate are in electrical contact with selected ones of the interconnect contacts of said bottomside surface of said second substrate so as to form said electrical connections.

118. (Currently Amended) An integrated circuit structure comprising:

a first substrate having a first and second surface;

a second substrate having a first and second surface, wherein said second surfaces of the first and second substrates are opposite to said first surfaces;

wherein at least one of the first substrate and the second substrate is thinned to form at least one thinned, ~~substantially flexible~~ substrate, and wherein the second surface of the at least one thinned, ~~substantially flexible~~ substrate is polished;

wherein the first surface of the first substrate and a major portion of one of the first surface of the second substrate and the second surface of the second substrate are bonded in a stacked relationship by at least one bond, wherein the at least one bond secures a major portion of the second substrate to the first substrate; and

conductive paths between at least two of the first surface of the first substrate and the first and second surfaces of the second substrate, wherein the first substrate overlaps at least a majority of the second substrate;

wherein at least one of the first substrate and the second substrate is thinned to about 50 microns or less.

119. (Currently amended) The ~~structure~~integrated circuit structure of claim 116, further comprising:

at least one additional thinned substrate having circuitry formed thereon;

a first of said at least one additional thinned substrate being bonded to the second substrate and any additional thinned substrates being bonded to the directly adjacent additional thinned substrate; and

conductive paths formed between said first of said at least one additional thinned substrate and at least one of said first and second substrates and also between each additional thinned substrate and at least one of said substrates of the integrated circuit structure.

120. (Currently amended) The ~~structure~~integrated circuit structure of claim 119, further comprising:

at least one controller substrate having logic circuitry formed thereon;

at least one memory substrate having memory circuitry formed thereon;

a plurality of data lines and a plurality of gate lines on each memory substrate;

an array of memory cells on each memory substrate, each memory cell stores a data value and has circuitry that couples the data value to one of the plurality of data lines in response to selecting one of the plurality of gate lines;

a gate line selection circuit that enables a gate line for a memory operation, wherein the gate line selection circuit has programmable gates to receive address assignments for at least one gate line of the plurality of gate lines and wherein the address assignments for determining which of the plurality of gate lines is selected for each programmed address assignment; and

controller substrate logic that determines if one memory cell of the array of memory cells is defective and alters the address assignments of the plurality of gate lines to remove references to the gate line that causes the defective memory cell to couple a data value to one of the plurality of data lines.

121. (Currently amended) The ~~structure~~integrated circuit structure of claim 120, wherein the controller substrate logic:

tests the array of memory cells periodically to determine if one of the array of memory cells is defective; and

removes references in the address assignments to gate lines that cause detected defective memory cells to couple data values to the plurality of data lines.

122. (Currently amended) The ~~structure~~integrated circuit structure of claim 120, further comprising:

programmable logic to prevent the use of data values from the plurality of data lines when gate lines cause detected defective memory cells to couple data values to the plurality of data lines.

123. (Currently amended) The ~~structure~~integrated circuit structure of claim 120, wherein the array of memory cells are arranged within physical space in a physical order and are arranged within an address space in a logical order and wherein the physical order of at least one memory cell is different than the logical order of the at least one memory cell.

124. (Currently amended) The ~~structure~~integrated circuit structure of claim 120, wherein:

the logic circuitry of the at least one controller substrate is tested by an external means; and

the array of memory cells of the at least one memory substrate are tested by the logic circuitry of the at least one controller substrate, wherein the testing achieves a functional testing of a substantial portion of the array of memory cells.

125. (Currently amended) The ~~structure~~integrated circuit structure of claim 120, wherein the logic circuitry of the at least one controller substrate performs functional testing of a substantial portion of the array of memory cells.

126. (Currently amended) The ~~structure~~integrated circuit structure of claim 120, wherein the controller substrate logic is further configured to:

prevent the use of at least one defective gate line; and
replace references to memory cells addressed using the defective gate line
with references to spare memory cells addressed using a spare gate line.

127. (Currently amended) The ~~structure~~integrated circuit structure of
claim 120, wherein the controller substrate logic is further configured to prevent the use
of at least one defective gate line.

128. (Currently amended) The ~~structure~~integrated circuit structure of
claim 120, wherein the logic circuitry of the at least one controller substrate can perform
all functional testing of the array of memory cells of the at least one memory substrate.

129. (Canceled)

130. (Canceled)

131. (Canceled)

132. (Currently amended) The ~~structure~~integrated circuit structure of
claim 88, wherein the first substrate and the second substrate are the same size or overlap
each other completely.

133. (Currently amended) The ~~structure~~integrated circuit structure of
claim 116, wherein the first substrate and the second substrate are the same size or
overlap each other completely.

134. (Currently amended) The ~~structure~~integrated circuit structure of
claim 118, wherein the first substrate and the second substrate are the same size or
overlap each other completely.

135. (Currently amended) The ~~structure~~integrated circuit structure of
claim 88, wherein at least of the first and second substrates comprises a low stress
dielectric layer, wherein the low stress dielectric layer is at least one of a silicon dioxide
dielectric and an oxide of silicon dielectric and is caused to have a stress of about 5×10^8
dynes/cm² or less.

136. (Currently amended) The ~~structure~~integrated circuit structure of claim ~~88~~118, wherein at least of the first and second substrates comprises a low stress dielectric layer, wherein the low stress dielectric layer is at least one of a silicon dioxide dielectric and an oxide of silicon dielectric and is caused to have a stress of about 5×10^8 dynes/cm² or less.

137. (Currently amended) The ~~structure~~integrated circuit structure of claim ~~116~~, wherein at least of the first and second substrates comprises a low stress dielectric layer, wherein the low stress dielectric layer is at least one of a silicon dioxide dielectric and an oxide of silicon dielectric and is caused to have a stress of about 5×10^8 dynes/cm² or less.

138. (Currently amended) The ~~structure~~integrated circuit structure of claim ~~118~~118, further comprising memory circuitry on the second substrate, wherein a portion of the memory circuit is redundant memory circuitry.

139. (Currently amended) The ~~structure~~integrated circuit structure of claim ~~116~~116, further comprising memory circuitry on the second substrate, wherein a portion of the memory circuit is redundant memory circuitry.

140. (Currently amended) The ~~structure~~integrated circuit structure of claim ~~118~~118, further comprising memory circuitry on the second substrate, wherein a portion of the memory circuit is redundant memory circuitry.

141. (New) The integrated circuit structure of claim 88, wherein at least two of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at

least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

142. (New) The integrated circuit structure of claim 88, wherein at least three of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

143. (New) The integrated circuit structure of claim 88, wherein at least four of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

144. (New) The integrated circuit structure of claim 116, wherein at least two of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric

is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

145. (New) The integrated circuit structure of claim 116, wherein at least three of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

146. (New) The integrated circuit structure of claim 116, wherein at least four of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are

bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

147. (New) The integrated circuit structure of claim 118, wherein at least two of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

148. (New) The integrated circuit structure of claim 118, wherein at least three of: the first substrate is a non-semiconductor material; the second substrate is formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

149. (New) The integrated circuit structure of claim 118, wherein at least four of: the first substrate is a non-semiconductor material; the second substrate is

formed of tensile dielectric with a stress of about 5×10^8 dynes/cm² or less; the dielectric is at least one of silicon dioxide and an oxide of silicon; the second substrate has one of logic circuitry and memory circuitry formed thereon; the second substrate has microprocessor circuitry formed thereon; the second substrate has reconfiguration circuitry formed thereon; the second substrate has redundant circuitry formed thereon; the second substrate has a thickness of about 1 to 8 microns; the second substrate has a thickness of about 10 microns or less; the first substrate and the second substrate are bonded by at least one diffusion bond; at least one of the substrates is substantially flexible; the second substrate is substantially flexible.

150. (New) The integrated circuit structure of claim 116, wherein the first substrate is a non-semiconductor substrate.

151. (New) The integrated circuit structure of claim 88, wherein the second substrate has microprocessor circuitry formed thereon.

152. (New) The integrated circuit structure of claim 116, wherein the second substrate has microprocessor circuitry formed thereon.

153. (New) The integrated circuit structure of claim 118, wherein the second substrate has microprocessor circuitry formed thereon.

154. (New) The integrated circuit structure of claim 116, wherein the second substrate is one of a thinned monocrystalline semiconductor substrate and a thinned polycrystalline semiconductor substrate.

155. (New) The integrated circuit structure of claim 116, wherein the circuitry formed on the second substrate is one of active circuitry and passive circuitry.

156. (New) The integrated circuit structure of claim 116, wherein the circuitry formed on the second substrate consists of both active circuitry and passive circuitry.

157. (New) The integrated circuit structure of claim 116, wherein the first substrate is a substrate having circuitry formed thereon.

158. (New) The integrated circuit structure of claim 157, wherein the circuitry of the first substrate is one of active circuitry and passive circuitry.

159. (New) The integrated circuit structure of claim 157, wherein the circuitry of the first substrate comprises both active circuitry and passive circuitry.

160. (New) The integrated circuit structure of claim 119, wherein at least two of the first, the second and the at least one additional thinned substrates are formed using a different process technology, wherein the different process technology is selected from the group consisting of DRAM, SRAM, FLASH, EPROM, EEPROM, Ferroelectric and Giant Magneto Resistance.

161. (New) The integrated circuit structure of claim 119, wherein at least one of the first, the second and the at least one additional thinned substrates comprises a microprocessor.

162. (New) The integrated circuit structure of claim 119, wherein:
at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon; and
at least one substrate of the first, the second and the at least one additional thinned substrates has logic circuitry formed thereon that performs tests on the at least one substrate that has memory circuitry formed thereon.

163. (New) The integrated circuit structure of claim 119, wherein at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon, the memory circuitry having a plurality of memory locations, wherein at least one memory location of the plurality of memory locations is used for sparing and wherein data from the at least one memory location on the at least one substrate having memory circuitry formed thereon is used instead of data from a defective memory location on the at least one substrate that has memory circuitry formed thereon.

164. (New) The integrated circuit structure of claim 119, wherein:
at least one substrate of the first, the second and the at least one additional
thinned substrates has memory circuitry formed thereon; and
at least one substrate of the first, the second and the at least one additional
thinned substrates has logic circuitry formed thereon that performs programmable gate
line address assignment with respect to the at least one substrate having memory circuitry
formed thereon.

165. (New) The integrated circuit structure of claim 119, further
comprising a plurality of interior vertical interconnections that traverse at least one of the
first, the second and the at least one additional thinned substrates.

166. (New) The integrated circuit structure of claim 119, wherein
information processing is performed on data routed between the circuitry of at least two
of the first, the second and the at least one additional thinned substrates.

167. (New) The integrated circuit structure of claim 119, wherein at
least one of the first, the second and the at least one additional thinned substrates has
reconfiguration circuitry.

168. (New) The integrated circuit structure of claim 119, wherein at
least one of the first, the second, and the at least one additional thinned substrates has
logic circuitry formed thereon for performing at least one function from the group
consisting of: virtual memory management, ECC, indirect addressing, content addressing,
data compression, data decompression, graphics acceleration, audio encoding, audio
decoding, video encoding, video decoding, voice recognition, handwriting recognition,
power management and database processing.

169. (New) The integrated circuit structure of claim 119, further
comprising:
a memory array having a plurality of memory storage cells, a plurality of
data lines, and a plurality of gate lines. each memory storage cell stores a data value and
has circuitry for coupling the data value to one of the plurality of data lines in response to

receiving a gate control signal from one of the plurality of gate lines;

_____ circuitry that generates the gate control signal in response to receiving an address, including means for mapping addresses to gate lines; and

_____ a controller that determines if one of the plurality of memory cells is defective and alters said mapping to remove references to the one of the plurality of memory cells that is defective.

170. (New) The integrated circuit structure of claim 118, wherein the second substrate is one of a thinned monocrystalline semiconductor substrate and a thinned polycrystalline semiconductor substrate.

171. (New) The integrated circuit structure of claim 118, wherein the circuitry formed on the second substrate is one of active circuitry and passive circuitry.

172. (New) The integrated circuit structure of claim 118, wherein the circuitry formed on the second substrate consists of both active circuitry and passive circuitry.

173. (New) The integrated circuit structure of claim 118, wherein the first substrate is a substrate having circuitry formed thereon.

174. (New) The integrated circuit structure of claim 173, wherein the circuitry of the first substrate is one of active circuitry and passive circuitry.

175. (New) The integrated circuit structure of claim 173, wherein the circuitry of the first substrate comprises both active circuitry and passive circuitry.

176. (New) The integrated circuit structure of claim 118, further comprising:

_____ at least one additional thinned substrate having circuitry formed thereon;

_____ a first of said at least one additional thinned substrate being bonded to the second substrate and any additional thinned substrates being bonded to the directly adjacent additional thinned substrate; and

_____ conductive paths formed between said first of said at least one additional

thinned substrate and at least one of said first and second substrates and also between each additional thinned substrate and at least one of said substrates of the integrated circuit structure.

177. (New) The integrated circuit structure of claim 176, wherein at least two of the first, the second and the at least one additional thinned substrates are formed using a different process technology, wherein the different process technology is selected from the group consisting of DRAM, SRAM, FLASH, EPROM, EEPROM, Ferroelectric and Giant Magneto Resistance.

178. (New) The integrated circuit structure of claim 176, wherein at least one of the first, the second and the at least one additional thinned substrates comprises a microprocessor.

179. (New) The integrated circuit structure of claim 176, wherein:
_____ at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon; and
_____ at least one substrate of the first, the second and the at least one additional thinned substrates has logic circuitry formed thereon that performs tests on the at least one substrate that has memory circuitry formed thereon.

180. (New) The integrated circuit structure of claim 176, wherein at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon, the memory circuitry having a plurality of memory locations, wherein at least one memory location of the plurality of memory locations is used for sparing and wherein data from the at least one memory location on the at least one substrate having memory circuitry formed thereon is used instead of data from a defective memory location on the at least one substrate that has memory circuitry formed thereon.

181. (New) The integrated circuit structure of claim 176, wherein:
_____ at least one substrate of the first, the second and the at least one additional thinned substrates has memory circuitry formed thereon; and

at least one substrate of the first, the second and the at least one additional thinned substrates has logic circuitry formed thereon that performs programmable gate line address assignment with respect to the at least one substrate having memory circuitry formed thereon.

182. (New) The integrated circuit structure of claim 176, further comprising a plurality of interior vertical interconnections that traverse at least one of the first, the second and the at least one additional thinned substrates.

183. (New) The integrated circuit structure of claim 176, wherein information processing is performed on data routed between the circuitry of at least two of the first, the second and the at least one additional thinned substrates.

184. (New) The integrated circuit structure of claim 176, wherein at least one of the first, the second and the at least one additional thinned substrates has reconfiguration circuitry.

185. (New) The integrated circuit structure of claim 176, wherein at least one of the first, the second, and the at least one additional thinned substrates has logic circuitry formed thereon for performing at least one function from the group consisting of: virtual memory management, ECC, indirect addressing, content addressing, data compression, data decompression, graphics acceleration, audio encoding, audio decoding, video encoding, video decoding, voice recognition, handwriting recognition, power management and database processing.

186. (New) The integrated circuit structure of claim 176, further comprising:

a memory array having a plurality of memory storage cells, a plurality of data lines, and a plurality of gate lines, each memory storage cell stores a data value and has circuitry for coupling the data value to one of the plurality of data lines in response to receiving a gate control signal from one of the plurality of gate lines;

circuitry that generates the gate control signal in response to receiving an address, including means for mapping addresses to gate lines; and

_____ a controller that determines if one of the plurality of memory cells is defective and alters said mapping to remove references to the one of the plurality of memory cells that is defective.

187. (New) The integrated circuit structure of claim 176, further comprising:

_____ at least one controller substrate having logic circuitry formed thereon;

_____ at least one memory substrate having memory circuitry formed thereon;

_____ a plurality of data lines and a plurality of gate lines on each memory substrate;

_____ an array of memory cells on each memory substrate, each memory cell stores a data value and has circuitry that couples the data value to one of the plurality of data lines in response to selecting one of the plurality of gate lines;

_____ a gate line selection circuit that enables a gate line for a memory operation, wherein the gate line selection circuit has programmable gates to receive address assignments for at least one gate line of the plurality of gate lines and wherein the address assignments for determining which of the plurality of gate lines is selected for each programmed address assignment; and

_____ controller substrate logic that determines if one memory cell of the array of memory cells is defective and alters the address assignments of the plurality of gate lines to remove references to the gate line that causes the defective memory cell to couple a data value to one of the plurality of data lines.

188. (New) The integrated circuit structure of claim 185, wherein the controller substrate logic:

_____ tests the array of memory cells periodically to determine if one of the array of memory cells is defective; and

_____ removes references in the address assignments to gate lines that cause detected defective memory cells to couple data values to the plurality of data lines.

189. (Currently amended) The integrated circuit structure of claim 185, further comprising:

programmable logic to prevent the use of data values from the plurality of data lines when gate lines cause detected defective memory cells to couple data values to the plurality of data lines.

190. (New) The integrated circuit structure of claim 185, wherein the array of memory cells are arranged within physical space in a physical order and are arranged within an address space in a logical order and wherein the physical order of at least one memory cell is different than the logical order of the at least one memory cell.

191. (New) The integrated circuit structure of claim 185, wherein:
the logic circuitry of the at least one controller substrate is tested by an external means; and
the array of memory cells of the at least one memory substrate are tested by the logic circuitry of the at least one controller substrate, wherein the testing achieves a functional testing of a substantial portion of the array of memory cells.

192. (New) The integrated circuit structure of claim 185, wherein the logic circuitry of the at least one controller substrate performs functional testing of a substantial portion of the array of memory cells.

193. (New) The integrated circuit structure of claim 185, wherein the controller substrate logic is further configured to:
prevent the use of at least one defective gate line; and
replace references to memory cells addressed using the defective gate line with references to spare memory cells addressed using a spare gate line.

194. (New) The integrated circuit structure of claim 185, wherein the controller substrate logic is further configured to prevent the use of at least one defective gate line.

195. (New) The integrated circuit structure of claim 185, wherein the logic circuitry of the at least one controller substrate can perform all functional testing of the array of memory cells of the at least one memory substrate.

196. (New) The integrated circuit structure of claim 118, wherein the first substrate is a non-semiconductor material.

197. (New) The integrated circuit structure of claim 88, wherein the first substrate and the second substrate are bonded by at least one diffusion bond.

198. (New) The integrated circuit structure of claim 116, wherein the first substrate and the second substrate are bonded by at least one diffusion bond.

199. (New) The integrated circuit structure of claim 118, wherein the first substrate and the second substrate are bonded by at least one diffusion bond.

200. (New) The integrated circuit structure of claim 88, wherein the second substrate is substantially flexible.

201. (New) The integrated circuit structure of claim 116, wherein at least one of the substrates is substantially flexible.

202. (New) The integrated circuit structure of claim 118, wherein at least one of the substrates is substantially flexible.

203. (New) The integrated circuit structure of claim 88, wherein at least one of the substrates is substantially flexible.

204. (New) The integrated circuit structure of claim 116, wherein the second substrate is substantially flexible.

205. (New) The integrated circuit structure of claim 118, wherein the second substrate is substantially flexible.